Boise State University

ScholarWorks

[Electrical and Computer Engineering Faculty](https://scholarworks.boisestate.edu/electrical_facpubs) [Publications and Presentations](https://scholarworks.boisestate.edu/electrical_facpubs)

[Department of Electrical and Computer](https://scholarworks.boisestate.edu/electrical) **Engineering**

3-2021

Demonstration of Three True Random Number Generator Circuits Using Memristor Created Entropy and Commercial Off-the-Shelf **Components**

Scott Stoller Boise State University

Kristy A. Campbell Boise State University

Article

Demonstration of Three True Random Number Generator Circuits Using Memristor Created Entropy and Commercial Off-the-Shelf Components

Scott Stoller and Kristy A. Campbell [*](https://orcid.org/0000-0003-3734-3616)

Department of Electrical and Computer Engineering, Boise State University, Boise, ID 83725, USA; scott.stoller1@gmail.com

***** Correspondence: kriscampbell@boisestate.edu

Abstract: In this work, we build and test three memristor-based true random number generator (TRNG) circuits: two previously presented in the literature and one which is our own design. The functionality of each circuit is assessed using the National Institute of Standards and Technology (NIST) Statistical Test Suite (STS). The TRNG circuits were built using commercially available off-theshelf parts, including the memristor. The results of this work confirm the usefulness of memristors for successful implementation of TRNG circuits, as well as the ease with which a TRNG can be built using simple circuit designs and off-the-shelf breadboard circuit components.

Keywords: true random number generator; memristor; entropy; multivibrator; oscillator

Citation: Stoller, S.; Campbell, K.A. Demonstration of Three True Random Number Generator Circuits Using Memristor Created Entropy and Commercial Off-the-Shelf Components. *Entropy* **2021**, *23*, 371. [https://](https://doi.org/10.3390/e23030371) doi.org/10.3390/e23030371

Academic Editor: Jiri Petrzela

Received: 10 February 2021 Accepted: 17 March 2021 Published: 20 March 2021

Publisher's Note: MDPI stays neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Copyright: © 2021 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (https:/[/](https://creativecommons.org/licenses/by/4.0/) [creativecommons.org/licenses/by/](https://creativecommons.org/licenses/by/4.0/) $4.0/$).

1. Introduction

Random numbers have a variety of uses in modern computing and information security, ranging from simple decision making in a video game, to encryption of secure documents and keeping banking transactions secure [\[1–](#page-14-0)[6\]](#page-14-1). The security of data and communication channels is especially important today with the increase in connected devices throughout the world. Random number generators (RNGs) continue to be essential for keeping devices and communication channels secure.

RNGs fall in to two main types: pseudo random number generators (PRNGs) and true random number generators (TRNGs) [\[7\]](#page-14-2). PRNGs are often implemented as a linear feedback shift register (LFSR) or a linear congruential generator (LCG) [\[8\]](#page-14-3) among others. One thing that separates PRNGs from TRNGs is the fact that all PRNGs are deterministic. That is, if the current state of the PRNG is known, then the future output of the PRNG can be predicted. A primary use of PRNGs is often scientific research and simulations (e.g., Monte Carlo) [\[6,](#page-14-1)[9\]](#page-14-4).

TRNGs do not generate random numbers based on a formula, but instead capture entropy from the environment to generate random numbers within hardware. Unlike PRNGs, the output from a TRNG is not deterministic and can never be guessed by knowing the previous outputs or current state of the generator. This is the primary reason that TRNGs are often used for securing data and communications channels.

TRNGs can be implemented in many ways. Examples of TRNGs include measuring the time between clicks on a Geiger counter [\[10\]](#page-14-5), measuring frequencies or latencies of asynchronous events on a PC [\[11](#page-14-6)[,12\]](#page-14-7) and circuits comprised of oscillators where entropy is captured as jitter [\[3–](#page-14-8)[5](#page-14-9)[,7](#page-14-2)[,13–](#page-14-10)[16\]](#page-14-11). Even modern CPUs can have dedicated hardware on the application specific integrated circuit (ASIC) to capture entropy [\[17\]](#page-14-12).

A recent approach in TRNG circuits has been to use a memristor device [\[18](#page-14-13)[–20\]](#page-14-14) to capture entropy for TRNG circuit designs [\[1,](#page-14-0)[2,](#page-14-15)[5](#page-14-9)[,6](#page-14-1)[,15](#page-14-16)[,21](#page-14-17)[–23\]](#page-15-0). Many of these designs use the memristors in a circuit that oscillates (e.g., a ring oscillator) or is driven by a pulse generator. In many cases, the memristor is simply used in place of a resistor in a more traditional

oscillator circuit. Memristors offer a great platform for the simulation of stochastic events due to the nature of the filamentary memristor to be constituted of constantly rearranging atoms [\[20\]](#page-14-14).

In this work, we implement two TRNG circuits recently presented in the literature [\[1,](#page-14-0)[2\]](#page-14-15) using commercially available off-the-shelf memristors [\[24\]](#page-15-1) and parts [\[25\]](#page-15-2). We then put these circuits to the tests established by the National Institute of Standards and Technology (NIST) Statistical Test Suite (STS), which is used to assess the randomness of TRNGs [\[26\]](#page-15-3). Last, we build a memristor-based TRNG circuit of our own design and put it through the same tests in order to demonstrate the ease of implementation of memristor-based TRNGs and their accessibility to anyone using commercially available components. While there are other statistical test suites available to test the randomness of RNGs, the NIST STS had the most widespread use in our literature survey, having been used to assess RNGs in [\[1,](#page-14-0)[2,](#page-14-15)[5–](#page-14-9)[8,](#page-14-3)[14](#page-14-18)[–16\]](#page-14-11). A brief description of each test in the NIST STS can be found in Appendix [A.](#page-11-0)

2. Materials and Methods

2.1. Electrical Components and Measurements

Commercially available off-the-shelf parts were used to implement each of the circuits and the electrical tests. The memristor used was a discrete Tungsten Self Directed Channel (W-SDC) 16-pin dual in-line package (DIP) consisting of 8 memristor devices per package [\[24\]](#page-15-1) The other circuit components were purchased at DigiKey [\[25\]](#page-15-2) and the part numbers are listed in the schematic diagrams. All circuits were implemented on breadboards; however, the TRNG developed for this work was also implemented on a printed circuit board (PCB). The W-SDC memristor operates using a self-directed channel mechanism as described for the basic SDC memristor [\[18\]](#page-14-13), except that the device structure is designed to provide a more continuous resistance change and operate using a mixture of phase-change and SDC mechanisms by including a thin layer of cosputtered W-Ge₂Se₃ between layers of Ge_2Se_3 .

Electrical measurements were performed using a Digilent Analog Discovery 2 [\[27\]](#page-15-4) with a breadboard breakout card which connected the AD2 to a breadboard. The AD2 was used to supply power to the circuit, generate the pulse train input and clock signals and collect the data using Digilent Waveforms software provided with the AD2. A stream of single bits was sampled on the rising or falling edge of the input data clock. One bit (or sample) is generated serially per clock cycle. Each bit represents the output of the TRNG for a single clock cycle. The bits were concatenated serially together into a CSV file and post-processed using a Perl script to convert them to a binary format. The Perl script used is provided in the supplemental material. Any additional details for electrical measurements specific to each circuit are described in the circuit description sections under 2.2 Circuits Tested. A total of 100 bitstreams each of length 1 million bits were tested for randomness for each circuit. The final binary bitstreams are a series of ones and zeroes that is serially written to a file by the Perl script that processes the CSV files. The Perl script used is included in the Supplementary Material file.

Von Neumann debiasing [\[9\]](#page-14-4) was used when post-processing data from the RNG circuits and is included in the Perl script generating the CSV files. Whitening (also known as debiasing) is a method of removing a bias in the output bitstream, for example if there are more zeroes than ones. Von Neumann or other types of debiasing algorithms are often used to debias the output of true random number generators [\[5](#page-14-9)[,7](#page-14-2)[,10](#page-14-5)[,16](#page-14-11)[,17\]](#page-14-12). It was found to be necessary to apply debiasing to the output of all three RNG circuits tested due to the bias in the output data from the TRNGs. Von Neumann's debiasing scheme is simple to implement in either hardware or software. It provides a simple method of removing bias from a stream of bits without impacting the entropy of the bitstream. Debiasing is a technique that is commonly used in TRNGs. To describe this process, we use Figure [1](#page-3-0) which shows a biased input bitstream that is debiased by Von Neumann whitening. Bits in the input bitstream are grouped into pairs. If the two bits are the same, then both bits are

discarded. If the two bits are different, then only the first bit is kept. The resulting bitstream is the debiased output. In Figure [1,](#page-3-0) below, the first pair of binary bits are one, one. The bits are the same, so the sample is discarded. The next pair of bits, zero, one, are different. The first bit (zero) is kept and added to the final bitstream. This process is repeated until all pairs in the input bitstream have been processed. discussed the two bits are different, then only the first pair of binary bits are one, one. The l pairs in the input bitstream have been processed.

bias in the output data from the TRNGs. Von Neumann's debiasing scheme is simple to 96

implement in either hardware or software. It provides a simple method of removing bias

Figure 1. Example of Von Neumann whitening.

2.2. Circuits Tested 109 *2.2. Circuits Tested*

 T_{max} previously described to the T_{max} using T_{max} in hardware 1100 μ Two previously described TRNGs using memristors were implemented in hardware with the W-SDC memristor device: Jiang's [\[1\]](#page-14-0) and Rai's [\[2\]](#page-14-15). A third TRNG circuit tested was our own design, referred to as Student TRNG (S-TRNG). These circuits are shown in Figure [2.](#page-4-0)

2.3. Jiang's TRNG

Jiang's circuit*,* Figure [2a](#page-4-0), was physically implemented in their reported work [\[1\]](#page-14-0) using an Ag:SiO₂-based diffusive memristor device. In Jiang's design a pulse train is sent through a memristor that is placed in series with a resistor. Entropy is captured in the memristor and Rai's [2]. A third TROG circuit tested in the memristor device: $\frac{1}{2}$ device as a variability in the time it takes for the device to transition from a high resistance
which is a low majotage circle state to a low resistance state. Figure 2.

Figure 2. *Cont*.

Figure 2. Circuits tested. (a) Jiang's circuit modified for testing [1][; \(b](#page-14-0)) Rai's circuit adapted for testing [\[2\]](#page-14-15); (c) Our design, student-true random number generator (S-TRNG). Incuits tested. (a) Jiang's circuit modified for testing [1]; (b) Kai's circu σ the counterfunctionally equivalent because the σ

2.3.1. Jiang's Circuit Operation \mathcal{A}

The operation of Jiang's TRNG is described in the timing diagram chart in Figure [3.](#page-4-1) a high resistance), below V_{ref} , the comparator output (Clk_en_) is high. When Clk_en_ signal is high the counter is disabled. In the opposite case when the memristor is in a low r interval the output of the circuit is higher than V_{ref} and the Clk_en_ signal is low which enables the counter. This is a slight modification to Jiang's original circuit which of the counter's enable pin. The two circuits are functionally equivalent because the AND gate acts as an enable on the clock signal. If the enable input is a 0, then the output of the AND gate suppresses the clock and is always 0. If the enable input is a 1 then the output of the AND gate matches the input of the clock pin. When the output of the memristor-resistor circuit (Mem Out) is low (the memristor is used an AND gate at the input of the counter to enable or disable the clock signal instead istance), below \mathbf{v}_{ref} , the comparator output (CIK_en_) is high. \mathbf{v} $t_{\rm H}$ and σ and σ are σ rises above σ rises above σ the comparison of the com $\frac{1}{100}$. The memorial at nucleonary equivalent section fact materies the input of the clock pin.

Figure 3. Timing diagram explanation of Jiang's true random number generator circuit.

The time window region denoted by A in Figure 3 shows the time during which the random bit from the previous clock is sampled by the Digilent AD2. Line B denotes the rising edge of the pulse train. The counter is cleared during this time by a short pulse on the clear input. This is the time that the memristor will be programmed to a lower resistance state. At the time denoted by line C, the memristor changes from a high resistance to a low resistance. When the Mem Out voltage rises above V_{ref} the output of the comparator goes low. This enables the Clk_en_ on the counter, allowing it to count. At D, the pulse train random bit from the previous clock is sampled by the Digilent AD2. Line B denotes the state. At the time denoted by line C, the memristor changes from a high resistance to a low low. This enables the Clk_en_ on the counter, allowing it to count. At D, the pulse train

voltage goes low, causing the Mem Out voltage to drop below V_{ref} and disable the counter, holding the output value of the MSB. The random bit generated in this case is held at "1". The memristor will also be reset from a high to low state during this time. At E the cycle restarts. At F the transition of the memristor from high to low resistance occurs earlier than the previous cycle. The Clk_en_ signal goes high at G and the counter is disabled, this time holding its output at a "0" because a different number of clock cycles were counted than in the previous pulse train window.

2.3.2. Breadboard Implementation and Measurements of Jiang's Circuit

We implemented Jiang's circuit on a breadboard using a W-SDC memristor, which is a different memristor technology from that used by Jiang. A 4 kHz pulse train frequency and a 50 MHz clock frequency (both generated by the Digilent AD2 Wavegen and pattern functions) were used during testing. V_{ref} was generated using a potentiometer between the Digilent AD2 V+ power supply and V- power supply. This allowed the V_{ref} voltage to be easily adjusted for varying pulse input voltage amplitudes. The least significant bit (LSB) output from the counter was sampled by a digital input on the AD2. Data was saved using a 20 kHz sample rate. A 22 k Ω resistor was used in series with the W-SDC memristor device, as seen in Figure [2a](#page-4-0). The final binary output was post-processed using Von Neumann debiasing [\[9\]](#page-14-4) and analyzed using the NIST STS application [\[28\]](#page-15-5). 100 samples of 1 million bits were tested. Elapsed time to collect these samples was approximately 40 h. Figure [4](#page-5-0) shows an image of the breadboard implementation of Jiang's TRNG circuit.

Figure 4. Implementation of Jiang's design on a breadboard. The circuit is connected to the Digilent *2.4. Rai's TRNG* 168 AD2 on the right.

The second TRNG implemented in this paper, proposed by Rai et al., is a design that 169 *2.4. Rai's TRNG* takes inspiration from a common dual inverter oscillator TRNG design \mathcal{Z}

The second TRNG implemented in this paper, proposed by Rai et al., is a design that takes inspiration from a common dual inverter oscillator TRNG design [\[2\]](#page-14-15). Rai's design is captured as the time that it takes for a conductive channel to form in the members $\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{1-\frac{1}{\sqrt{$ has not previously been physically implemented prior to our work herein. Instead, the design was simulated by Rai using the TiO $_2$ memristor model described in [\[29\]](#page-15-6). Entropy is captured as the time that it takes for a conductive channel to form in the memristor device, or the time that it takes the device to transition from high resistance to low resistance.

2.4.1. Rai's Circuit Operation

 \mathbf{D} \mathbf{W} \mathbf{F} output suite is 0. If the Dsecond output switches first, then the 180 \mathbf{H} Rai's TRNG circuit consists of two inverter delay paths, with a memristor in series with the inverter devices in each delay path [\[2\]](#page-14-15). The outputs of the two inverter strings are both sampled and the output of the TRNG is based on which output switches first. If ment of complete the comparator the interest to the comparator with other the $\rm{D_{first}}$ output switches first the output is 0. If the $\rm{D_{second}}$ output switches first, then the ϵ output is a 1.

 $\frac{1}{\pi}$ In Bai's given the second delay path is factor is faster, the comparator is 187 In Rai's circuit simulation a latch was used. In our circuit implementation (Figure [2b](#page-4-0)) the circuit with one delay path connected to the input of the comparator and the other μ path connected to the latch input on the comparator. If the first ϵ delay path connected to the latch input on the comparator. If the first delay path is faster, the output of the comparator is driven high before the output is latched by the second we used a comparator to act as the latch since it has a latching feature. We implemented delay path. If the second delay path is faster, the output of the comparator is latched at a low output.

2.4.2. Breadboard Implementation and Measurements of Rai's Circuit

The breadboarded circuit for Rai's TRNG design is shown in Figure [5.](#page-6-0) TI CD40106BE inverter chips were used along with the W-based SDC memristors to create the invertermemristor delay path chains. The circuit input was driven by a square wave clock generated from the Digilent AD2 Wavegen. A frequency of 2 kHz was used for the pulse train clock input. An Analog Devices AD8561 comparator was used to capture which device switched first by using the latch input on the comparator. V_{ref} was generated by an analog output from the Digilent AD2. 100 samples of 1 million bits were tested. The lapsed time to collect this data was approximately 80 h.

Figure 5. Breadboard implementation of Rai's TRNG design. The circuit is connected to the Digi- 199 Figure 5. Breadboard implementation of Rai's true random number generator circuit. The circuit is *2.5. S-TRNG* 201 connected to the Digilent AD2 on the right.

A new memristor-based TNRG circuit, referred to as the student TRNG, or S-TRNG, 202 *2.5. S-TRNG*

was created, implemented and characterized for comparison to the previous two circuits. 2030 μ A new memristor-based TNRG circuit, referred to as the student TRNG, or S-TRNG, was created, implemented and characterized for comparison to the previous two circuits. Γ two observations. One of two oscillators runs at a fast speed and the other oscillator Γ The circuit diagram for this design is shown in Figure [2c](#page-4-0). The core concept of the S-TRNG circuit is similar to many other TRNGs $[3-5,7,13-16]$ $[3-5,7,13-16]$ $[3-5,7,13-16]$ $[3-5,7,13-16]$ $[3-5,7,13-16]$. The circuit consists of two oscillators. One oscillator runs at a fast speed and the other oscillator runs at a slow speed. The slow $t_{\rm{max}}$ the frequency of the frequency of the resulting slow clock. This allowed us to collect data at a 210 oscillator acts as a clock to sample data from the fast oscillator. Entropy is captured in S-TRNG two slow oscillators are used and the outputs are XOR'd together to increase the $T_{\rm tot}$ of the S-Trangeliting memories of two memories $T_{\rm tot}$ multivibrator oscillator $\tilde{J}_{\rm tot}$ into $\tilde{J}_{\rm tot}$ frequency of the resulting slow clock. This allowed us to collect data at a faster rate. the slow oscillator as jitter or variability in the period of the oscillator. In the case of the

2.5.1. S-TRNG Circuit Operation

output of this circuit is fed into the input of the comparator. In this way, the fast oscillator 2177 The S-TRNG circuit consists of two memristor multivibrator oscillators feeding into an XOR gate. The output of the XOR gate feeds into the latch input of a comparator. This acts p_2 a close oscillator that samples the quiput of a much factor oscillator. A as a slow oscillator that samples the output of a much faster oscillator. A third multivibrator circuit with a resistor (not memristor) is used to generate the fast oscillations. The output of this circuit is fed into the input of the comparator. In this way, the fast oscillator is sampled by the clock generated by the slow oscillators. $\frac{1}{2}$ increase of the inverting $\frac{1}{2}$ values and $\frac{1}{2}$

The multivibrator circuit consists of an op-amp with a voltage divider from the output of the op-amp connected to the noninverting input of the op-amp. A memristor that from a voltage of 1/2 VCC to a voltage of $\overline{1}$ Conce a voltage of $\overline{1}$ voltage of $\overline{2}$ charges a capacitor is connected form the output to the inverting input of the op-amp. The output of the op-amp oscillates between the positive supply voltage (V $_{\rm CC}$) and the negative supply voltage ($-V_{\text{CC}}$). When the output is at V_{CC}, the voltage at the noninverting input $\overline{\mathbf{a}}$ and $\overline{\mathbf{b}}$ and $\overline{\mathbf{b}}$ and $\overline{\mathbf{b}}$ and $\overline{\mathbf{c}}$ a is 1/2 V $_{\rm CC}$ due to the voltage divider. The voltage at the inverting input will be charged from $-1/2$ V_{CC} to $1/2$ V_{CC}. Once he inverting input reaches a voltage of $1/2V_{CC}$ (the same voltage at the noninverting input), the output of the op-amp will switch to $-V_{CC}$. The voltage at the noninverting input will switch to $-1/2$ V_{CC} and the capacitor will begin discharging from a voltage of $1/2$ V_{CC} to a voltage of $-1/2$ V_{CC}. Once a voltage of $-1/2$ V_{CC} is reached at the inverting input, the cycle will start over again.

The oscillation period of the multivibrator circuit is the total time it takes to charge the capacitor from $-1/2$ V_{CC} to $1/2$ V_{CC} and then discharge back down to $-1/2$ V_{CC}. The oscillation period of the multivibrator circuit can be derived for a generic memristor device with a high resistance of R_H , a low resistance of R_L and a time to switch of R_{LH} by examining two time windows of operation. The first time window is the charging of the capacitor while the memristor is in a low resistance state until it switches to a high resistance state. This is modelled by Equation (1) to calculates V_{LH} , the voltage at which the memristor device switches from a high resistance to low resistance state.

$$
V_{LH} = V_{CC} - 1.5V_{CC}e^{-\frac{T_{LH}}{R_{L}C}}
$$
\n(1)

The second time window is shown in Equation (2) calculates T_{HLC} as the time from when the device switches low resistance to high resistance state until the capacitor is fully charged.

$$
T_{LHC} = -R_H C \ln\left(\frac{1}{2} \frac{V_{CC}}{V_{CC} - V_{LH}}\right)
$$
 (2)

Equation (3) is the sum of the time to switch from high resistance to low resistance and the remaining time to charge the capacitor.

$$
T_C = T_{LH} + T_{LHC} \tag{3}
$$

Equations (1) and (2) can be simply flipped to model the discharge of the capacitor. Equation (3) is easily adapted for the discharge portion of the multivibrator output cycle to get Equation (4).

$$
T_D = T_{HL} + T_{HLD} \tag{4}
$$

Equation (5) is simply the sum of Equations (3) and (4) and gives the period of one oscillation of the multivibrator. Equation (5) shows the time of a single oscillation period of the multivibrator with a memristor.

$$
T_{OSC} = T_C + T_D = T_{LH} + T_{LHC} + T_{HL} + T_{HLD}
$$
\n(5)

As the switching delay of the memristor changes with each cycle of the memristor in the multivibrator circuit, entropy is captured by the TRNG as a random stream of bits. It must be noted that it is essential to choose a capacitor value that is large enough such that it takes longer to charge or discharge the capacitor than it does for the memristor to switch from high resistance state to low resistance state or vice versa.

Figure [6](#page-8-0) show histograms of the variability in a measurement of the clock period of the multivibrator oscillator design implemented with a memristor (top) or a resistor (bottom). The period is measured as the time from one rising edge to the next rising edge of the output of the oscillator. The variability of the period of the oscillator is significantly greater when the memristor device is used in the multivibrator circuit than when the resistor is used. Figure [7](#page-8-1) shows an example clock period for the memristor-based oscillator (with high variability of clock period) and the resistor-based oscillator (with low variability of clock period).

2.5.2. Breadboard Implementation and Measurements of S-TRNG Circuit

The circuit was initially prototyped on a breadboard (Figure [8a](#page-9-0)) and then designed and tested on a PCB (Figure [8b](#page-9-0)). Similar responses were measured using the NIST STS tests for the two different implementations. Therefore, final testing was performed using the PCB. As with the Jiang and Rai circuits, 100 bitstreams each of length 1 million bits were tested with the PCB S-TRNG circuit. One bit of data is collected for each clock cycle of the slow oscillator of the TRNG. In contrast to the Jiang and Rai TRNGs, the S-TRNG is self-clocked by the slow oscillator in the circuit. In this case it is necessary to asynchronously sample the output of the S-TRNG with the Digilent AD2. It was also necessary to oversample by a factor of more than $2\times$ due to the variability in the clock period of the memristor-based slow oscillator. Both Jiang and Rai's circuits were clocked by the Digilent AD2 allowing use of the pulse train clock as the data collection clock for those TRNGs.

Figure 6. Histograms of the entropy captured as a slow clock sampling a fast clock in a dual oscillator type random number generator used in the S-TRNG circuit. Top graph: with a memristor. Bottom eraph: with only a resistor. A total of 6000 clock periods were sampled for each oscillator type. a resistor. A total of 6000 clock periods were sampled for each oscillator type. 265 **Commented [JG7]:** Define if appropriate $T_{\rm{F}}$ recipres on a bread ϵ and the number ϵ and then designed on a bread board (ϵ)) and then designed on a bread on a bread on a bread on a bread on a b and test of the B (Figure 8b). Similar or soos electro periods were sampled tor each socialists

igure 7. Example clock periods for memristor-based and resistor-based oscillators (varia emphasized in this example). Figure 7. Example clock periods for memristor-based and resistor-based oscillators (variability

Figure 8. *Cont*.

(b)

Figure 8. (a) Breadboard implementation; (b) Printed circuit board (PCB) implementation of the S-TRNG circuit.

Capacitor values of 1 nF were used for the slow oscillators with the W-SDC devices Capacitor values of 1 nF were used for the slow oscillators with the W-SDC devices resulting in an oscillation frequency that could range from about 500 Hz to 5 kHz, depending on the memristor device state. Resistor and capacitor values of 2.2 k Ω and 100 pF were used for the fast oscillator circuit, resulting in an oscillation frequency of 600 kHz. Due to the significant amount of variability in the output clock frequency of the slow oscillator it was necessary to oversample by a factor more than 2x. A clock frequency of 40 kHz was used to sample the output of the circuit. With each slow oscillator operating at a frequency of approximately 4 kHz it took about 25 h to complete the data collection.

3. Results 3. Results

The NIST statistical test suite [\[26\]](#page-15-3) briefly described in [A](#page-11-0)ppendix A was used to assess the randomness of all three TRNGs implemented. All NIST tests were run with the default settings and parameters listed in Appendix [A.](#page-11-0) Data for all TRNGs were post-processed with Von Neumann whitening. The results of these tests are summarized in Tabl[e 1](#page-9-1) where each NIST test is listed along with the passing rate for that test for each circuit. Two additional table columns are listed to show a comparison of the prior published test results for the the Jiang circuit using a different memristor type and the published simulation results for Jiang circuit using a different memristor type and the published simulation results for the Rai against the measurements made in this work. In order to be considered passing, a proportion of at least 96% of the 100 bitstreams for each test must pass. proportion of at least 96% of the 100 bitstreams for each test must pass.

Table 1. Comparison of all TRNG measurement results for the 15 STS tests and additional sequence, debiasing and implementation comparison for each dataset. Pass rates are shown for each STS test. Bolded pass rates are considered failing (less than 96%).

Jiang reported passing the STS tests (first data column in Table [1\)](#page-9-1) using the Ag: $SiO₂$ based diffusive memristor device with >96%. The hardware implementation (second data column in Table [1\)](#page-9-1) using the W-SDC memristor also shows all tests passing. In order to pass the frequency test during the W-SDC circuit implementation in our work it was necessary to apply debiasing to the output of the TRNG. Without debiasing Jiang's TRNG circuit had a pass rate is 0% for the STS frequency test. Jiang's circuit performed slightly worse in our implementation than in [\[1\]](#page-14-0). This could be due to a variety of factors, most likely the fact that a different type of memristor device was used for our testing.

Rai's simulated results using the $TiO₂$ model [\[29\]](#page-15-6) are given in the third results column in Table [1.](#page-9-1) Only five NIST tests were simulated in Rai's report. However, the hardware implementation of Rai's TRNG using the W-SDC memristor (Table [1,](#page-9-1) fourth data column) shows that the Rai TRNG passes every NIST test with superior performance to any other TRNG tested in our study. However, without debiasing our hardware implementation of Rai's TRNG has a pass rate of 0% for the STS frequency test, similarly to the result obtained for the Jiang circuit.

The last data column in Table [1](#page-9-1) shows the S-TRNG test results 13 of the 15 NIST STS tests are passing for this circuit. The Runs test failed with an 82% pass rate and the approximate entropy test fails with a 94% pass rate. The runs test is a measure of the number of runs within a sequence. A run is defined as a repetition of the same value within the sequence. For example, a run of zeros with length 4 would be "0000". If the number of runs of each length does not match the expected distribution of runs within a random sequence, then the runs test fails. The approximate entropy test analyzes patterns within the data, specifically looking at sequences of length m and m+1 bits. If the distribution of patterns within the random sequence does not match the expected value, then the approximate entropy test fails. A thorough examination of the circuit for sources of potential noise could eliminate certain deterministic behavior and improve the pass rate of the circuit for these two tests.

Throughput of the TRNGs tested varied by design. Throughput is a measure of how quickly each TRNG is able to generate random data. All TRNGs ran until 100 million bits were collected after Von Neumann whitening. The S-TRNG was the quickest at 25 h (1111 bits per second). Jiang was the next highest throughput at 40 h (694 bits per second). Rai required 80 h to collect data (347 bits per second). It should be noted that the throughput of the TRNGs depends greatly on the devices and circuit component values used in the case of the S-TRNG. The oscillation frequency of the S-TRNG can be affected by both the W-SDC device variability, as well as the chosen capacitor value in the circuit. Similarly, both Jiang and Rai TRNGs throughput are affected by the frequency at which the pulse train runs. This is limited by the time that it takes for the memristor devices to switch states.

4. Discussion

Three TRNG circuits were physically implemented and tested using W-SDC memristors. The Jiang and Rai memristor-based TRNG circuits passed all NIST STS tests for true randomness. The student TRNG (S-TRNG) passed 13 out of 15 of the NIST STS tests. There are several pros and cons of each TRNG analyzed in this work. The S-TRNG circuit is more complex than both Rai and Jiang and does not generate random numbers as well as Rai or Jiang. However, the S-TRNG design is self-clocked; that is, an external clock signal does not need to be provided to the circuit. This can be an advantage in some cases. In addition, it was found during testing Rai's TRNG that some fine-tuning was required in order to get the delay chain time delays close to each other in order to produce meaningful output. This could be accomplished a couple different ways, by either swapping out memristor devices until two devices were found that gave similar delays or adding resistance in series with the memristor or adding small amounts of capacitance at the output of the memristor. In addition, it was found that the delicate balance of delay paths can shift throughout the course of testing. This is one area where simulation alone is not sufficient to prove the randomness of the TRNG. The S-TRNG required no tweaking in this manner. All TRNGs

required whitening of the output in order to pass the frequency test. It was found during initial development of the S-TRNG circuit that the W-SDC memristor in place of a resistor in the multivibrator circuit resulted in a significant increase in the amount of jitter produced by the circuit. This property was exploited to significantly increase amount of entropy captured by the circuit. It was also found that it can be useful to implement a counter after the XOR gate and before the input to the latch to essentially divide the slow clock to an even slower frequency. This effect allows for more entropy to be captured because the jitter from multiple slow clock cycles now contributes noise to the sampling of the fast clock. In addition, the frequency of the slow clock can be more easily adjusted by selecting a different output from the binary counter IC.

Throughout the extensive development and testing of the S-TRNG circuit it was found that one of the primary factors that can lead to non-random output from the TRNG is supply noise. Power supply ripple can be observed due to the instantaneous high current observed when the multivibrator circuit switches from one mono-stable state to the other. This supply ripple from one oscillator switching can lead to other oscillators sharing the same supply switching at the same time. In order to improve the power supply isolation between the slow oscillators and the fast oscillator, the voltage generator outputs on the Digilent AD2 were used to power the fast oscillator while the normal power supply outputs were used to supply the slow oscillators. This helps to ensure that there is no correlation between the fast and slow oscillators due to power supply noise injected by one oscillator or the other.

5. Conclusions

Memristors have been physically implemented in circuits to produce true random number generation through entropy capture. Two circuits described in the literature were implemented (Jiang [\[1\]](#page-14-0) and Rai [\[2\]](#page-14-15)) and one additional circuit was design and implemented in this work. The goal of this work was to demonstrate that true random number generator circuits are readily achievable with off-the-shelf components and circuit designs at many levels of sophistication.

Supplementary Materials: The following are available online at [https://www.mdpi.com/1099-430](https://www.mdpi.com/1099-4300/23/3/371/s1) [0/23/3/371/s1,](https://www.mdpi.com/1099-4300/23/3/371/s1) Perl script to convert collected data to a binary format (accessed on 20 March 2021).

Author Contributions: Conceptualization, S.S. and K.A.C.; Formal analysis, S.S. and K.A.C.; Investigation, S.S.; Software, S.S.; Supervision, K.A.C.; Writing—original draft, S.S.; Writing—review and editing, K.A.C. All authors have read and agreed to the published version of the manuscript.

Funding: This research received no external funding.

Conflicts of Interest: The patents on the memristor (US patents 9,583,703 and 9,583,699) used in this work are licensed to Knowm, Inc. by Boise State University. KC is the patent inventor and may potentially receive royalties from Boise State University through memristor sales by Knowm, Inc.

Appendix A

NIST (the National Institute of Standards and Technology) has made software available to test the randomness of random number generators [\[26\]](#page-15-3). The Statistical Test Suite (STS) version 2.1.2 was used to analyze binary bitstreams of numbers generated by RNGs. The STS contains a series of 15 statistical tests for randomness of a series of generated numbers. Some tests are as simple as verifying that the number of ones and zeros is an even 50/50 split (Frequency Test). Other tests look for repeating patterns or continuous runs of the same bit within the sequence. In the paragraphs that follow, a complete list and brief description of each test is included.

Appendix A.1. Frequency (Monobits) Test

A truly random number should have a 50/50 distribution of ones and zeros. The frequency test analyzes the number of ones and zeros in the test sequence. The test will fail if there are significantly more ones than zeros, or significantly more zeros than ones. The number of ones and zeros should be approximately equal. None of the other NIST randomness tests are valid if this test does not pass. A case of all zeros or all ones in a sequence is not random and would fail the frequency test.

Appendix A.2. Frequency Test Within a Block

This test is equivalent to the frequency test described above. This test simply looks at the frequencies of ones and zeros in an M-bit sample block. For a truly random number, the number of ones and zeros should be approximately equal. It may be possible for a series of 100 zeros followed by 100 ones to pass the frequency test, but the frequency test within a block would catch and fail this case.

Appendix A.3. Runs Test

The purpose of the runs test is to evaluate the total number of runs in the sequence of random numbers. A run consists of a sequence of repeating bits, bounded on each end by an opposite bit. The length of the run is the number of bits that are identical in the run. For example, the sequence "100001" is a run of zeros of length 4. This test checks if the number of runs of various lengths matches the expectation for a random sequence. Specifically, this test can find oscillations in the random sequence. A sequence of four zeros followed by four ones repeating over and over might pass both frequency tests above, but would fail the runs test because there are no runs of length one, two, or three.

Appendix A.4. Longest Runs Test

The longest runs test finds the longest run of ones in each block and tabulates the frequencies into categories. Each category is the length of the run. Analysis of the frequency of the occurrence of longest runs in a block can predict if a number is random. Runs of ones that are longer than expected indicate a non-random number generator. Runs of zeros are not checked in this test. This test operates under the assumption that runs of zeros are similar to runs of ones.

Appendix A.5. Binary Matrix Rank Test

The purpose of this test is to look for linear dependence among the fixed length substrings of the original sequence. The binary sequence test calculates the rank of a matrix formed by arranging the input sequence in the rows and columns. The test fails if a linear dependence is detected among the fixed length substrings of the original sequence. This sequence is also included in other randomness test software.

Appendix A.6. Discrete Fourier Transform (Spectral) Test

The Discrete Fourier Transform (DFT) Spectral test analyzes the random sequence and looks for periodic patterns in the sequence. This test will detect if repetitive patterns are near each other. A perfectly random sequence should have a spectral analysis that is flat (should look like noise). The test will fail if there are peaks in the spectrum that exceed the 95% threshold. The binary representation of a sine wave will fail the DFT tests due to a single large spectral peak.

Appendix A.7. Non-Overlapping Template Matching Test

The purpose of this test is to analyze the rate of occurrence of pre-specified target lists of numbers. This test searches for matches between the binary templates provided (located in the "templates" folder) and the random input sequence. If a match is not found the sequence is shifted by 1 bit and a search for the next sequence begins from that sequence. If a sequence is found, then the search for the next sequence starts from the end of the current sequence. The test fails if too many occurrences of the same pattern are found in the sequence. For example, the test sequence mentioned above in the frequency block test

of four zeros followed by four ones repeating would fail the non-overlapping template matching test.

Appendix A.8. Overlapping Template Matching Test

The overlapping template match sequence is very similar to the non-overlapping template matching test described above. The main difference from the non-overlapping test is that the overlapping template test will scan for new sequences starting at an increment of one from the start of the last sequence instead of starting at the end of the previous sequence. The test fails if too many occurrences of the same pattern are found in the sequence.

Appendix A.9. Maurer's "Universal Statistical" Test

The purpose of this test is to search for repetition in the input sequence. The first portion of the sequence is turned into a set of patterns. The rest of the sequence is analyzed for repetition of these patterns. The purpose of this test is to check if the sequence is easily compressible without loss of information. If there are too many occurrences of these patterns in the rest of the sequence, then the sequence is non-random. This test is similar to the overlapping and non-overlapping template tests.

Appendix A.10. Linear Complexity Test

The purpose of this test is to compute the length of LFSR required to generate the input pattern. The Berlekamp-Massey algorithm is used to determine the minimum length LFSR needed to generate a pattern for each block in the sequence. A pattern with short length LFSRs, or a pattern that lacks linear complexity is considered non-random. In many cases, PRNGs cannot be detected by this test because most modern PRNGs have an extremely long period. The well-known Mersenne Twister has a period of 2^{19937} -1.

Appendix A.11. Serial Test

The serial test analyzes the frequency of occurrence of all possible overlapping patterns in the input sequence. A random pattern should have a similar occurrence rate of all other patterns if it is random. The input is considered non-random if some patterns have a higher than expected rate of occurrence. Note that for a pattern length of 1, the serial test is the same as the frequency test.

Appendix A.12. Approximate Entropy Test

This test focuses on the frequency of all possible overlapping patterns across the entire sequence. This test compares the frequency of occurrence of m-bit patterns with m+1-bit patterns in the sequence. The test will fail if the frequency of overlapping blocks is not what is expected for a random sequence.

Appendix A.13. Cumulative Sums Test

The cumulative sums test analyzes the cumulative sum of the sequence to test that the sequence never deviates too far from the expected value. Ones add one to the cumulative sum and zeros subtract one from the cumulative sum. If the sequence is random, the cumulative sum should never deviate too far from zero. The cumulative sums test will fail if the excursion from zero is too large or too small. From the previous example of a sequence of 100 ones followed by 100 zeros, the cumulative sum will reach a value of 100 steps away from zero which is not probable to occur in a series of random numbers of length 200 that is passing the frequency tests.

Appendix A.14. Random Excursions Test

The random excursions test is a different take on the cumulative sums test. Like the cumulative sums test, a one adds one to the cumulative sum and a zero take one away from the cumulative sum. Sequences are selected such that they start and end at zero. An analysis of the number of visits to a particular state (i.e., -4 , -3 , -2 , -1 , $+1$, $+2$, $+3$, or +4) in the sequences is performed. If the number of visits to a particular state does not match that expected of a random sequence, the sequence is not random. From the previous example of a series of four ones followed by four zeros repeated, the cumulative sums test will consistently reach a cumulative sum of +4 and 0 with the same rate of occurrence. For a truly random sequence a cumulative sum of +4 should occur less often than a cumulative sum of 0.

Appendix A.15. Random Excursions Variant Test

Just like the cumulative sums and random excursions test, the random excursions variant test analyzes the total number of times each state is visited. The states in this test range from −9 to +9. If the number of visits to each state deviates from that expected of a random sequence, the test fails.

References

- 1. Jiang, H.; Belkin, D.; Savel'ev, S.E.; Lin, S.; Wang, Z.; Li, Y.; Joshi, S.; Midya, R.; Li, C.; Rao, M.; et al. A novel true random number generator based on a stochastic diffusive memristor. *Nat. Commun.* **2017**, *8*, 882. [\[CrossRef\]](http://doi.org/10.1038/s41467-017-00869-x)
- 2. Rai, V.K.; Tripath, S.; Mathew, J. Memristor based random number generator: Architectures and evaluation. *Procedia Comput. Sci.* **2017**, *125*, 577–583. [\[CrossRef\]](http://doi.org/10.1016/j.procs.2017.12.074)
- 3. Bucci, M.; Germani, L.; Luzzi, R.; Trifiletti, A.; Varanonuovo, M. High-Speed Oscillator-Based Truly Random Number Source for Cryptographic Applications on a Smart Card IC. *IEEE Trans. Comput.* **2003**, *52*, 403–409. [\[CrossRef\]](http://doi.org/10.1109/TC.2003.1190581)
- 4. Yang, K.; Blaauw, D.; Sylvester, D. Hardware Designs for Security in Ultra-Low-Power IoT Systems: An Overview and Survey. *IEEE Micron.* **2017**, *37*, 72–89. [\[CrossRef\]](http://doi.org/10.1109/MM.2017.4241357)
- 5. Hashim, N.A.N.; Loong, J.T.H.; Ghazali, A.; Hamid, F.A. Memristor based ring oscillators true random number generator with different window functions for applications in cryptography. *Indones. J. Electr. Eng. Comput. Sci.* **2019**, *14*, 201–209. [\[CrossRef\]](http://doi.org/10.11591/ijeecs.v14.i1.pp201-209)
- 6. Taskiran, Z.G.C.; Taskiran, M.; Killioglu, M.; Kahraman, N.; Sedef, H. A novel memristive true random number generator design. *Compel Int. J. Comput. Math. Electr. Electron. Eng.* **2019**, *39*, 1931–1947. [\[CrossRef\]](http://doi.org/10.1108/COMPEL-11-2018-0463)
- 7. Sunar, B.; Martin, W.J.; Stinson, D.R. A Provably Secure True random number generator with built-in tolerance to active attacks. *IEEE Trans. Comput.* **2007**, *56*, 109–119. [\[CrossRef\]](http://doi.org/10.1109/TC.2007.250627)
- 8. Kattis, R.S.; Kavasseri, R.G.; Sai, V. Pseudorandom bit generation using coupled congruential generators. *IEEE Trans. Circuits Syst. II Express Briefs* **2010**, *57*, 203–207. [\[CrossRef\]](http://doi.org/10.1109/TCSII.2010.2041813)
- 9. Von Neumann, J. Various techniques used in connection with random digits. In *Monte Carlo Method*; Householder, A.S., Forsythe, G.E., Germond, H.H., Eds.; US Government Printing Office: Washington, DC, USA, 1951; Volume 12, pp. 36–38.
- 10. Generating Random Binary Data from Geiger Counters. Available online: <http://www.ciphergoth.org/crypto/unbiasing/> (accessed on 31 January 2021).
- 11. Linux Random: Random(3)—Linux Man Page. Available online: <https://linux.die.net/man/3/randon> (accessed on 31 January 2021).
- 12. Linux Urandom: Urandom(4)—Linux Man Page. Available online: <https://linux.die.net/man/4/urandom> (accessed on 31 January 2021).
- 13. Rakitin, V.V.; Rusakov, S.G. Memristor Based Pulse Train Generator. *Russ. Microelectron.* **2019**, *48*, 255–261. [\[CrossRef\]](http://doi.org/10.1134/S1063739719040073)
- 14. Robson, S. A Ring Oscillator Based Truly Random Number Generator. Master's Thesis, University of Waterloo, Waterloo, ON, Canada, 2013.
- 15. Singh, J.P.; Koley, J.; Akgul, A.; Gurevin, B.; Roy, B.K. A new chaotic oscillator containing generalized memristor, single op-amp and RLC with chaos suppression and an application for the random number generation. *Eur. Phys. J.* **2019**, *228*, 2233–2245.
- 16. Yadav, A. Design and Analysis of Digital True Random Number Generator. Master's Thesis, Virginia Commonwealth University, Richmond, VA, USA, 2013.
- 17. Intel® Digital Random Number Generator (DRNG) Software Implementation Guide. Available online: [https://software.intel.](https://software.intel.com/content/www/us/en/develop/articles/intel-digital-random-number-generator-drng-software-implementation-guide.html) [com/content/www/us/en/develop/articles/intel-digital-random-number-generator-drng-software-implementation-guide.](https://software.intel.com/content/www/us/en/develop/articles/intel-digital-random-number-generator-drng-software-implementation-guide.html) [html](https://software.intel.com/content/www/us/en/develop/articles/intel-digital-random-number-generator-drng-software-implementation-guide.html) (accessed on 31 January 2021).
- 18. Campbell, K.A. Self-Directed channel memristor for high temperature operation. *Microelectron. J.* **2017**, *59*, 10–14. [\[CrossRef\]](http://doi.org/10.1016/j.mejo.2016.11.006)
- 19. Chua, L.O. The Fourth Element. *Proc. IEEE* **2012**, *100*, 1920–1927. [\[CrossRef\]](http://doi.org/10.1109/JPROC.2012.2190814)
- 20. Yang, Y.; Gao, P.; Li, L.; Pan, X.; Tappertzhofen, S.; Choi, S.; Waser, R.; Valov, I.; Lu, W.D. Electrochemical Dynamics of Nanoscale Metallic Inclusions in Dielectrics. *Nat. Commun.* **2014**, *5*, 4232. [\[CrossRef\]](http://doi.org/10.1038/ncomms5232) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/24953477)
- 21. Rajendran, J.; Karri, R.; Wendt, J.B.; Potkonjak, M.; McDonald, N.; Rose, G.S.; Wysocki, B. Nano meets security: Exploring nanoelectronic devices for security applications. *Proc. IEEE* **2015**, *103*, 829–849. [\[CrossRef\]](http://doi.org/10.1109/JPROC.2014.2387353)
- 22. Chakraborty, S.; Garg, A.; Suri, M. True random number generation from commodity NVM chips. *IEEE Trans. Elect. Dev.* **2020**, *67*, 888–894. [\[CrossRef\]](http://doi.org/10.1109/TED.2019.2963203)
- 23. Kuka, C.S.; Hu, Y.; Xu, Q.; Alkahtani, M. An innovative near-field communication security based on the chaos generated by memristive circuits adopted as symmetrical key. *IEEE Access* **2020**, *8*, 167975–167984. [\[CrossRef\]](http://doi.org/10.1109/ACCESS.2020.3023049)
- 24. Knowm: W+SDC Memristor 8 Discrrete 16 DIP. Available online: [https://knowm.com/collections/frontpage/products/m-sdc](https://knowm.com/collections/frontpage/products/m-sdc-memristor-8-discrete-16-dip)[memristor-8-discrete-16-dip](https://knowm.com/collections/frontpage/products/m-sdc-memristor-8-discrete-16-dip) (accessed on 31 January 2021).
- 25. Digikey Electronics. Available online: <https://www.digikey.com/> (accessed on 31 January 2021).
- 26. Bassham, L.E.; Rukhin, A.L.; Soto, J.; Nechvatal, J.R.; Smid, M.E.; Barker, E.B.; Leigh, S.D.; Levenson, M.; Vangel, M.; Banks, D.L.; et al. *A statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications*; Special Publication 800-22, Revision 1a; National Institute of Standards and Technology: Gaithersburg, ML, USA, 2010.
- 27. Digilent AD2: USB Oscilloscope and Logic Analyzer. Available online: [https://store.digilentinc.com/analog-discovery-2-10](https://store.digilentinc.com/analog-discovery-2-100msps-usb-oscilloscope-logic-analyzer-and-variable-power-supply/) [0msps-usb-oscilloscope-logic-analyzer-and-variable-power-supply/](https://store.digilentinc.com/analog-discovery-2-100msps-usb-oscilloscope-logic-analyzer-and-variable-power-supply/) (accessed on 31 January 2021).
- 28. NIST SP 800-22: Documentation and Software. Available online: [https://csrc.nist.gov/Projects/Random-Bit-Generation/](https://csrc.nist.gov/Projects/Random-Bit-Generation/Documentation-and-Software) [Documentation-and-Software](https://csrc.nist.gov/Projects/Random-Bit-Generation/Documentation-and-Software) (accessed on 31 January 2021).
- 29. Strukov, D.B.; Snider, G.S.; Steward, D.R.; Williams, R.S. The Missing Memristor Found. *Nature* **2008**, *453*, 80–83. [\[CrossRef\]](http://doi.org/10.1038/nature06932) [\[PubMed\]](http://www.ncbi.nlm.nih.gov/pubmed/18451858)