Selective-Area Growth of Heavily $n$–Doped GaAs Nanostubs on Si(001) by Molecular Beam Epitaxy

Yoon Jung Chang
UCLA

Paul J. Simmonds
Boise State University

Brett Beekley
UCLA

Mark S. Goorsky
UCLA

Jason C.S. Woo
UCLA

Copyright (2016) American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following article appeared in Applied Physics Letters, 108(16), 163106 and may be found at doi: 10.1063/1.4947436
Selective-area growth of heavily $n$–doped GaAs nanostubs on Si(001) by molecular beam epitaxy

Yoon Jung Chang,1,a) Paul J. Simmonds,2 Brett Beekley,3 Mark S. Goorsky,3 and Jason C. S. Woo1

1Department of Electrical Engineering, UCLA, Los Angeles, California 90095, USA
2Departments of Physics/Materials Science and Engineering, Boise State University, Boise, Idaho 83725, USA
3Department of Materials Science and Engineering, UCLA, Los Angeles, California 90095, USA

(Received 13 January 2016; accepted 12 April 2016; published online 20 April 2016)

Using an aspect ratio trapping technique, we demonstrate molecular beam epitaxy of GaAs nanostubs on Si(001) substrates. Nanoholes in a SiO$_2$ mask act as a template for GaAs-on-Si selective-area growth (SAG) of nanostubs 120 nm tall and $\leq$100 nm in diameter. We investigate the influence of growth parameters including substrate temperature and growth rate on SAG. Optimizing these parameters results in complete selectivity with GaAs growth only on the exposed Si(001). Due to the confined-geometry, strain and defects in the GaAs nanostubs are restricted in lateral dimensions, and surface energy is further minimized. We assess the electrical properties of the selectively grown GaAs nanostubs by fabricating heterogeneous p$^+$/Si/n$^+$–GaAs p–n diodes. Published by AIP Publishing.

Heterogeneous integration of III–V semiconductors with silicon complementary metal-oxide-semiconductor (CMOS) platforms could enable high performance electronics, optoelectronics, and photonics, for radar communications and space-platforms could enable high performance electronics, optoelectronics, and photonics, for radar communications and space-

Large differences in pyrolysis of the chemical precursors between the mask and bare substrate enhance growth selectivity. An example is template-assisted selective epitaxy, where MOCVD is used to grow III-V/Si(001) nanowires. However, much research into MOCVD-SAG has focused on trenches where defects still propagate along the channel. In ART, nanostructures prevent lateral defect propagation, but few studies measured the GaAs/Si(001) electrical properties, and none looked specifically at the electrical behavior of the heterointerface.

There are instances where growth by molecular beam epitaxy (MBE) rather than MOCVD may be preferred, for example, where ultrahigh material purity, or monolayer-level control over interface abruptness and layer thickness is essential. However, MBE is a physical deposition technique meaning that unless growth conditions are precisely controlled, Ga adatoms are equally likely to stick to the dielectric mask as to the Si. As a result, obtaining complete selectivity in MBE-based GaAs SAG is challenging. MBE-based GaAs/Si SAG requires that: (1) migration length on the dielectric mask must be sufficiently large for Ga adatoms to reach the nearest hole (Figure 1(a)); (2) Ga adatom sticking coefficient must be lower on the dielectric than Si (Figure 1(b)).

Because of lower surface/interface energies, MBE-based SAG research has often focused on Si(111) substrates, however, it is Si(001) that underpins the semiconductor industry, so GaAs integration on this surface is arguably more important. GaAs/Si(001) SAG research has typically been limited to masks with micron-sized patterns and Au-assisted nanowire synthesis. Only two reports demonstrate MBE SAG-ART of GaAs/Si(001) nanostubs but analysis of the GaAs/Si heterointerface is still needed to gauge its suitability for future devices. To obtain high quality GaAs/Si(001) by MBE, we must understand this interface by investigating the initial stages of growth, and resulting crystal structure, as a function of growth conditions. In summary, a pressing need exists for a detailed study of nanoscale GaAs/Si(001) integration by MBE-based SAG-ART.
In this letter, we demonstrate MBE-based ART of zinc-blende $n^+-$GaAs/Si(001) nanostubs with diameters <100 nm, and complete selectivity. We detail how MBE growth parameters affect GaAs/Si(001) SAG, particularly close to the heterointerface, and the origins of defect formation. Initial electrical performance data for $n^+-$GaAs/Si(001) $p-n$ junctions suggests their promise for future devices based on heterogeneous integration.

We created dielectric masks by thermally growing 60 nm SiO$_2$ onto 1 cm$^2$ $p-$Si(001) substrates. Using e-beam lithography and RIE (Figure 1(c)), we defined a matrix of square and hexagonal arrays of circular nanoholes with a range of diameters (50–200 nm) and hole-to-hole distances (100–1000 nm) (Figures 1(d)–1(f)). Each pattern covered an area of 10 000 $\mu$m$^2$. Since we are particularly interested in nucleation and initial growth, we designed our nanoholes with an aspect ratio of 1.2 to simplify the microscopy. It is our intention in future work to focus on the aspect ratios >1.4 that can fully filter [111]-oriented stacking faults (SFs) above the defect-trapping region. After standard solution-based cleaning, we heated substrates to >800 °C in vacuo to remove any oxide formed during loading. This step was crucial for achieving complete SAG. We initiated SAG by cycling short depositions of GaAs growth rate was $>$3% filling of nanoholes. These defects were due to incomplete pre-growth substrate cleaning. GaAs growth was inhibited in nanoholes where native oxide was not fully removed. As discussed below, by correcting this issue we achieved uniform nanostub growth in 100% of nanoholes (Figures 2(d) and 2(e)).

Using the optimized $T_{\text{SUB}}$ of 590 °C, we varied V/III BEP ratio and GaAs growth rate. Reducing V/III ratio to ~10 for a growth rate of ~120 nm/h resulted in 83% nanohole filling. Lower V/III ratio means Ga adatoms inside a nanohole are less likely to encounter As adatoms, resulting in GaAs nanostubs with lower crystal quality (evidenced by the absence of top four facets) than those grown at higher V/III ratio. Although lower growth rate could compensate for this by increasing Ga migration length, reducing growth rate to ~70 nm/h (V/III ratio ~20) led to ≤3% filling of nanoholes. This implies that under these conditions, Ga desorption occurs before GaAs formation. Therefore, our initial optimized MBE conditions for GaAs/Si SAG were: $T_{\text{SUB}} = 590$ °C; V/III BEP ratio = 20; and growth rate = 120 nm/h.

We studied nanostub nucleation under these conditions; 15 min GaAs deposition resulted in Volmer-Weber island nucleation at nanohole edges (Figure 2(d)). As growth proceeded, the GaAs islands increased in size, until after 30 min, uniform single-crystal GaAs nanostubs with clear top and sidewall facets had formed (Figure 2(e)). Longer deposition times led to 100% filling of the nanoholes, with complete selectivity.

GaAs nanostub morphology and coverage was dependent on nanohole diameter, hole-to-hole distance and geometry.
over the ranges we studied: 50–200 nm and 100–1000 nm, respectively, and square/hexagonal arrays (Figures 1(d)–1(f)).

The black dashed box in Figure 3 summarizes the MBE growth window for SAG of GaAs/Si nanostubs. Red and blue dots outside this box indicate conditions resulting in a lack of selectivity due to incomplete nanohole filling and polycrystalline formation, respectively. We fine-tuned $T_{\text{SUB}}$ within this window between 590 and 620 °C, at $\sim$120 nm/h growth rate, raising V/III ratio to compensate for increased As desorption at higher temperature.

We extracted TEM samples containing a single row of nanostubs, with a zone axis of [110]. Uniform GaAs/Si nanostubs, with clear top/side facets and stacking faults (SFs) at the base, grow across the whole array of nanoholes at 590 °C (Figure 3(a)). GaAs/Si nanostubs grown at $T_{\text{SUB}} = 605–620$ °C were identical to those grown at 590 °C (Figures 3(b) and 3(c)), confirming that increased V/III ratio maintains GaAs stoichiometry and crystal quality.

Figures 4(a) and 4(b) show the Si/GaAs heterointerface of a nanostub grown at 620 °C (V/III ratio = 50, growth rate = 120 nm/h). Figure 4(b) reveals the GaAs/SiO$_2$ sidewall interface is a few nanometers wide, and that the GaAs/Si interface follows a 10 nm-deep recess in the Si surface. Similar observations were made for nanostubs grown at 590–605 °C (not shown). Fast Fourier transform (FFT) analysis of the area marked (c) in Figure 4(b) shows the single-crystal Si(001) substrate.

FFT analysis of the GaAs/Si heterointerface (area (d) in Figure 4(b)) reveals streaking in the [–111] direction, consistent with SFs aligned along the preferred [111] plane. HRTEM images of nanostubs from various locations on the samples consistently showed SFs that begin either at the GaAs/Si or GaAs/SiO$_2$ sidewall interfaces. Two SFs sometimes meet and annihilate. Additional spots in the FFTs also indicate ABCBACABCBAB nanotwin stacking. However, no threading dislocations are observed, consistent with nanostructure ART-SAG in the literature.

Above the defect-trapping region (area (e) in Figure 4(b)), the FFT shows the FCC stacking of defect-free single-crystal zinc-blende GaAs. SAG via ART effectively suppresses SF penetration into upper regions of the nanostubs.

Our approach offers an additional benefit. As noted above, RIE creates shallow Si recesses at the bottom of each nanohole during mask patterning. The high temperature bake before growth can produce double-height atomic steps in these pits, helping to eliminate the anti-phase disorder prevalent in bulk GaAs/Si(001) heteroepitaxy.

We calculated GaAs nanostub strain by measuring lattice parameters from the HRTEM FFTs in Figures 4(c) and 4(e), and found the GaAs is $\geq$99% relaxed in the in-plane direction. Plan-view TEM is often used to estimate defect density inside heteroepitaxial films, but in our case the tiny surface area of the GaAs nanostubs makes this difficult. We hence used two alternative methods to statistically quantify defects. The first considers the defects in terms of cross-sectional area. In Figure 4(f), the red dashed-dotted line marks the total cross-sectional area of a single nanostub, while the region containing SFs is bounded by a yellow square-dotted line. Analysis of the three samples in Figure 3 showed SFs and/or nanotwins occupy on average $\leq$40% of total nanostub cross-sectional area (std. dev. = 17.5%). The second method counts defects propagating to the top facets. The red dotted lines in Figure 4(g) shows the total facet perimeter, defined as the sum of the lengths of a nanostub’s two top facets. The yellow square-dotted lines highlight the places where SFs intersect these facets. We define the length fraction of defects as the ratio between the length of the yellow lines to the total facet perimeter. For the same three

![Figure 3](image-url) 3D optimization window for GaAs/Si nanostub SAG. (a) $T_{\text{SUB}} = 590$ °C/V/III = 20, (b) $T_{\text{SUB}} = 605$ °C/V/III = 30, and (c) $T_{\text{SUB}} = 620$ °C/V/III = 50 (hole diameter: 50 nm, hole-to-hole distance: 100 nm). FESEM (upper) and bright-field XTEM (lower) images are shown for each sample.
samples, SFs constitute on average ≤10% of the top facet perimeter (std. dev. = 8.6%), calculated from more than 10 nanostubs on each sample. We attribute these low defect densities to the necking effect that encourages SF annihilation at GaAs/SiO2 sidewalls.23,24

To the origin of SFs and nanotwins, we compared areal and linear fractions of defects in nanostubs grown at 590–620°C. There was no distinct correlation between defect density and TSUB, ruling out SF/nanotwin generation due to thermal mismatch during cool down. Instead, we observed different defect densities in GaAs nanostubs grown at the same TSUB. This suggests that as the initial GaAs islands merge into a single nanostub, FCC stacking is stochastically disrupted, resulting in SF/nanotwin formation at the GaAs/Si interface.49,50 This is likely due to different Si surface planes created during RIE. SFs originating at GaAs/SiO2 sidewalls are likely due to roughness generating local stress in the nanostub. Our strain/defect density calculations confirmed that more SFs resulted in increased strain relaxation.

We performed I–V measurements on heterogeneous Si/ GaAs p–n diodes, consisting of n⁺–GaAs nanostubs with a range of diameters grown on p⁻–Si(001) by SAG-ART (Figure 5(b) inset, left). We used e-beam evaporation of Ge/ Ni/Ge/Au and Al to form ohmic contacts to GaAs and Si, respectively. The SiO2 mask insulates the top contact from the Si. Reducing nanostub diameter from 100 to 55 nm improves diode performance by reducing the distance that dislocations have to glide before termination on a sidewall. However, even though our GaAs/Si(001) nanostubs are dislocation-free, reverse leakage current (Figure 5(b)) is higher than was reported for a selectively grown GaAs/ Si(111) p–i–n solar cell.38 We believe that the lower surface/interface energies of Si(111) result in superior film quality and heterointerfaces compared to the growth on Si(001). To reduce the leakage current in future, we will use nanoholes
with aspect ratios > 1.4 to increase the defect-trapping efficiency. Furthermore, surface treatment and/or removal of RIE surface damage could also help improve the material quality, and hence electrical performance.

In conclusion, we have demonstrated single-crystal GaAs/Si(001) nanostubs <100 nm in diameter using an MBE-based ART technique. Despite our chosen aspect ratio being just below the minimum value of 1.4, the GaAs is ≥99% strain relaxed without the threading dislocations prevalent in bulk GaAs/Si(001) heteroepitaxy. Only a few stacking faults originating from the GaAs/Si interface reach the top facets. I–V measurements on p+–Si/n+–GaAs diodes show the promise of this approach for future nanoscale integrated device heterostructures.

The authors acknowledge the support of the Integrated NanoMaterials Laboratory MBE user facility at the California NanoSystems Institute, UCLA. This material is based upon work supported by U.S. Navy Space and Naval Warfare Systems Center (SSC) Pacific under Award No. N66001–13–1–4013.