### **Boise State University [ScholarWorks](https://scholarworks.boisestate.edu)**

[Electrical and Computer Engineering Faculty](https://scholarworks.boisestate.edu/electrical_facpubs) [Publications and Presentations](https://scholarworks.boisestate.edu/electrical_facpubs)

[Department of Electrical and Computer](https://scholarworks.boisestate.edu/electrical) [Engineering](https://scholarworks.boisestate.edu/electrical)

1-1-2015

## A CMOS Spiking Neuron for Dense Memristor-Synapse Connectivity for Brain-Inspired Computing

Xinyu Wu *Boise State University*

Vishal Saxena *Boise State University*

Kehan Zhu *Boise State University*

© 2015, IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. doi: [10.1109/IJCNN.2015.7280819](http://dx.doi.org/10.1109/IJCNN.2015.7280819)

# A CMOS Spiking Neuron for Dense Memristor-Synapse Connectivity for Brain-Inspired Computing

Xinyu Wu, Vishal Saxena, Kehan Zhu Department of Electrical and Computer Engineering Boise State University Boise, Idaho, United States xinyuwu@u.boisestate.edu

*Abstract* **— Neuromorphic systems that densely integrate CMOS spiking neurons and nano-scale memristor synapses open a new avenue of brain-inspired computing. Existing silicon neurons have molded neural biophysical dynamics but are incompatible with memristor synapses, or used extra training circuitry thus eliminating much of the density advantages gained by using memristors, or were energyinefficient. Here we describe a novel CMOS spiking leaky integrate-and-fire neuron circuit. Building on a reconfigurable architecture with a single opamp, the described neuron accommodates a large number of memristor synapses, and enables online spike timing dependent plasticity (STDP) learning with optimized power consumption. Simulation results of an 180nm CMOS design showed 97% power efficiency metric when realizing STDP learning in 10,000 memristor synapses with a nominal 1Mȍ memristance, and only 13ȝA current consumption when integrating input spikes. Therefore, the described CMOS neuron contributes a generalized building block for large-scale brain-inspired neuromorphic systems.**

*Keywords—Neuromorphic; Silicon neuron; Memristor; Spiking neural network*

### I. INTRODUCTION

Brain-inspired computing is an emerging paradigm, spurred by advances in more understanding of biological spiking neural networks (SNNs) and nano-scale memristive devices invented as minuscule electrical synapses. By exploiting memristor synapses integrated on a standard CMOS chip, it is conceivable to build neuromorphic very large-scale integration (VLSI) systems that mimic the computation occurring in a brain cortex [1]–[4]. Neuromorphic computing architectures are promising candidates to address the challenges of energy-efficiency and restricted parallelism associated with the conventional von Neumann computing architectures. To this end, energyefficient spiking silicon neuron circuits are needed as fundamental building blocks for realizing these systems.

Since the emergence of nano-scale memristors, there has been a growing interest in integrating these memristor synapses with CMOS neurons to realize novel neuromorphic functionality. These conceptual implementations intend to exploit the spike-timing-dependent-plasticity (STDP)



Fig. 1. Crossbar SNN architecture with memristor synapses, a synapse connected between two spiking neurons showing pre- and post-synaptic spikes, and graphical depiction of a bio-inspired pair-wise STDP-learning rule.

learning property of memristor devices to realize machine learning in hardware [2]–[20]. In these approaches, researchers have used compact leaky integrate-and-fire neuron (IFN) circuits as abstraction for the biological neuron that has reasonable accuracy to be useful for neural learning and need a far lower number of transistors to implement. Fig. 1 illustrates a crossbar organization of such SNNs using IFNs with memristor synapses. The synapse weights are locally updated using the STDP rule where the change in weight depends upon the relative firing times of the pre- and post-synaptic neurons. However, existing IFN designs have focused on modelling a certain aspect of neural dynamics but rejected memristor synapses [21]–[24], or need extra learning circuitry thus eliminating much of the density advantages gained by using memristors [11], or were energyinefficient for larger memristive network [25]–[27].

In this paper, a novel CMOS spiking IFN circuit is proposed. It assembles a biological plausible spike generator in a reconfigurable architecture with dynamically biased single opamp. With an innovative dual-mode operation, the proposed neuron works like a two-terminal block with respect to memristor synapses, thus enables online STDP learning and provides large driving capability to accommodate thousands memristors in parallel during firing while consumes a very low power during integration. The proposed neuron was implemented in an 180nm CMOS process. Simulation results verified its functionality as the generalized building blocks together with the two-terminal memristor synapse to form a simple repeating structure in the same way as biological neural systems. Using a device model [28] fitted to existing memristors [28]–[34],



Fig. 3. Diagram of the proposed novel leaky integrate-and-fire neuron circuit. The reconfigurable architecture makes it like a simple two-terminal building block for memristor synapses, while enables current summing, large current driving, and online STDP learning with a single opamp.

simulations showed 97% power efficiency when driving STDP learning in 10,000 memristor synapses with average  $1\text{M}\Omega$  memristance, and  $13\mu\text{A}$  current consumption during integration mode. Therefore, it is amendable to scale-up for large-scale neuromorphic systems required for brain-inspired computing.

#### II. SPIKING NEURON CIRCUIT

As previously discussed, IFN circuits were used to emulate large-scale spiking neural networks because they offer reasonable accuracy to neural learning and compact silicon implementation. The IFNs generate spikes with the desired action potential (or spike waveform), and drive the memristor synapses with pre- and post-synaptic potentials. However, existing IFN circuits suffer several problems and are difficult to fit into large-scale neuromorphic systems with memristor synapses.

Firstly, to integrate currents across memristor synapses (e.g. 100 $k\Omega$  to 100 $M\Omega$  resistance range) and drive thousands of these in parallel, the conventional current-input IFN architecture [3] cannot be directly employed: current summing overheads and the large current drive required from the neurons would be prohibitive. Instead, an opampbased IFN is desirable as it provides the required current summing node and a large current drive capability. Further, large current drive capability generally resulting large power consumption. Simply using an opamp to drive many memristors generally yielded energy-inefficient IFN designs,

therefore preventing scale-up [25]–[27].

Secondly, conventional IFN circuits were designed to generate spikes to match spiking behaviors of certain biological neurons [21], and then, synapse learning is barely taken into consideration together with the neuron circuit. However, brain-inspired STDP learning in memristor synapse requires the neuron to produce spikes, or action potentials, with specific shape [4]. Therefore, to realize online learning, a pulse generator is needed to produce STDP-type spikes that are compatible with the electrical properties of the two-terminal memristors. Moreover, a configurable STDP spike shape is desired to enable the designed silicon neuron to deal with a variety of memristor devices and incorporate spike-based learning algorithms, both of which are continuously evolving.

Finally, the primary benefit to use nano-scale memristor as synapse is its high integration capability that is ideal for the implementation of a huge number of synapses. For this reason, any accessory circuitry attached to synapse for online learning neutralize this benefit and even can make memristor synapse less desirable if the accessory circuitry is big. Thus, the simplest single wire connection between a synapse to a neuron is expected. To get rid of accessory circuits, current summing and pre-spike driving should be implemented on the same node, and post-spike propagating and large current driving are required to implement on another same node as well. So, a compact neuron architecture utilizing opamp driver for both pre- and post-spikes is expected.

Fig. 2 shows the circuit schematic of the proposed leaky integrate-and-fire neuron. It is composite of a single-ended opamp, an asynchronous comparator, a phase controller, a spike generator, three analog switches (*SW*1, *SW*<sup>2</sup> and *SW*3), a capacitor *C*mem for integration operation, and a leaky resistor *R*leaky that is implemented using a MOS transistor in triode. Its dual-mode operation and STDP-compatible spike generation is the key to overcome three challenges discussed before.

#### *A. Dual-mode Operation*

Dual-mode operation uses single opamp as both an integrator as well as the driving buffer. Here, a poweroptimized opamp operates in two asynchronous modes: integration and firing modes, as illustrated in Fig. 3.

In integration mode, phase control signal  $\Phi_{int}$  is set to



Fig. 2. Dual-mode operation of the proposed leaky integrate-and-fire neuron (a) Integration mode: Opamp is configured as a leaky integrator to sum up currents flow into neuron; (b) Firing mode: Opamp is reconfigured as a voltage buffer to drive memristor synapses with the spiking action potential.



Fig. 4. Circuit details of the embedded opamp and comparator. A dynamic biased class-AB stage optimizes power consumption of opamp by using a large drive current only in firing mode.

active (logic high), and switch  $SW<sub>1</sub>$  is set to connect "membrane" capacitor  $C_{\text{mem}}$  with the output of the opamp. Because phase control signal  $\Phi_{\text{fire}}$  is complementary to  $\Phi_{\text{int}}$ , switch  $SW_2$  and switch  $SW_3$  that connects to post-synapses are both open. Thanks to the spike generator that is designed to hold to the refractory potential  $(V_{refr})$  during the non-firing time, the positive port of opamp is set to voltage  $V_{refr}$ , which in fact acts as the common mode voltage. With this configuration, the opamp realizes a leaky integrator with the leak-rate controlled by the triode transistor *R*leaky, and charges the capacitor  $C_{\text{mem}}$  resulting in the neuron "membrane potential"  $V_{\text{mem}}$ . Now, the neuron sums currents flow into it and causes  $V_{\text{mem}}$  to move down, noting that this is a negative integrator. Then *V*mem is compared with a threshold  $V_{\text{thr}}$ , crossing which triggers the spike-generation circuit and forces the opamp into the "firing phase".

During the firing-phase, phase signals  $\Phi_{\text{fire}}$  is set to active (logic high) and  $\Phi_{int}$  is set to inactive (logic low) which causes switch *SW2* is close and switch *SW3* bridges opamp output to post-synapses. Now, the opamp is reconfigured as a voltage buffer. The STDP spike generator creates the required action potential waveform *V*spk (will be discussed later) and sends to input port of the buffer, which is the positive port of the opamp. Noting that both presynapses and post-synapses are shorted to the buffer output, the neuron propagates post-synaptic spikes in backward direction on the same port as that of current summing, and pre-synaptic spikes in forward direction on the same node of post-synapse driving. At the same time, *SW1* is connected to  $V_{\text{refr}}$ , and then discharges the capacitor  $C_{\text{mem}}$ .

For circuit realization, we use a folded-cascode opamp with a split dynamically biased class-AB output stage. For optimum energy consumption, the main branch of the class-AB stage is shut-off during integration mode under the control of phase signals  $\Phi_{int}$  and  $\Phi_{fire}$ ; during firing mode, it is turned-on and provides the required ability of large current driving. A dedicated asynchronous comparator is used to compare neuron membrane potential against the firing threshold. To accommodate the STDP learning, comparator hysteresis was traded-off with the speed. Fast transient response is desired to create significant STDP learning. A basing circuitry provides  $V_{b1}$ ,  $V_{b2}$ ,  $V_{bc1}$ ,  $V_{bc2}$ , and  $V_{bn}$  (not shown here).



Fig. 5. STDP-compatible spike generation with tunable parameters. These spikes run across a memristor synapse and reduce resistance if  $V_{net} > V_{p}$ , or increase resistance if  $V_{\text{net}} < -V_{\text{n}}$ .

#### *B. STDP-Comaptiable Spike Generation*

The shape of action potential function  $V_{spk}$  strongly influences the resulting STDP-learning function. A biological-like STDP pulse with exponential rising edges is difficult for circuit implementation. However, a bio-inspired STDP learning function can be achieved with a simpler action potential shape by implementing narrow positive pulse of large amplitude and a longer relaxing negative tail, which still keeps a STDP learning function very similar to its biological counterpart [2].

As shown in Fig. 5, we used a voltage selector with a RC charging circuitry to generate positive and negative tails. An on-chip configurable voltage reference was built in to control spike amplitude  $V_a^+$  and  $V_a^-$ . In addition, digitally configurable capacitor and resistor banks were implemented to offer spike pulse tunability to optimize their response to a range of resistive synapse characteristics (e.g., threshold voltage and the program/erase pulse shape required by the spike-based learning algorithms [1]). Thanks to the dualmode operation, two connected neurons can drive a pair of these spikes (pre- and post-) into the synapse between them directly. With difference in arriving time  $(\Delta T)$ , pre- and postsynaptic spikes create net potential,  $V_{\text{net}} = V_{\text{post}} - V_{\text{pre}}$ , across the resistive synapse and modifies the weight if *V*net over the threshold  $V_p$  or  $V_n$ .

A phase control circuit was designed to generate two non-overlapping control signals,  $\Phi_{int}$  and  $\Phi_{fire}$ , switching the IFN between the two operation modes. Together with another two non-overlapping phase signals,  $\Phi_1$  for positive tail and  $\Phi_2$  for negative tail, they define the timing of spike generation.

#### III. SIMULATION RESULTS

We designed all circuits in Cadence Virtuoso analog design environment, and ran simulations in Cadence Spectre simulator. We used IBM 180nm standard CMOS process for circuits' realization. In integration mode, the opamp has DC gain of 39dB, 3V/μs slew rate and 5MHz unit gain frequency; while in firing mode, it has DC gain of 60dB, 15MHz unit gain frequency and 15V/μs slew rate when accommodating up to 10,000 memristors described in [32]



Fig. 6. Examples of neuron output spikes generated from the digitally configurable spike generator. The waveform shape of narrow and tall positive tail and wide slowly rising negative tail enables STDP.



Fig. 7. The neurons' operation and STDP learning in a small system with two input neurons and one output neuron. Output neuron sums input current and yields *V*mem. Post-synaptic spikes *V*post fired when *V*mem crosses *V*th caused synaptic potentiation or depression, which depends on the relative arriving time with respect to the pre-synaptic spikes  $V_{\text{pre}}$ .

each has  $1\text{M}\Omega$  resistance. The STDP generator circuit was designed to be configurable to allow a broad range of memristors. Such tunability is also useful in physical circuits' implementation to compensate memristor character variations. We used a published device model [28] that has been matched to multiple physical memristors [29]–[33] and resistive random access memory characterizations [34] for memristor simulation. The model was coded with Verilog-A and device parameters matched to [32] were applied with  $V_p = 0.16V$  and  $V_n = 0.15V$ .

Fig. 6 shows three examples of the output STDP spike generated from the configurable spike generator with positive/negative amplitudes and pulse widths were set to various values, while using 1.8V power supply and driving 1,000 memristor synapses with their resistance tightly distributed around  $1\text{M}\Omega$ . The shape of spike is adjustable to accommodate a broad range of memristor characteristics and the circuit behavior mandated by SNN learning algorithms.

STDP learning was tested in a small system with two memristor synapses were connected between two input neurons (pre-synaptic neurons) and one output neuron (postsynaptic neuron). As show in Fig. 7, one of the pre-synaptic neurons was forced to spike  $V_{\text{pre1}}$  (solid line) regularly, while the other was spiking  $V_{pre2}$  (dash line) randomly. The postsynaptic neuron summed currents converted from  $V_{\text{pre1}}$  and



Fig. 8. Current consumption breakdown. Current proportional to synapse numbers were required to sustain spike voltage amplitudes for desired STDP learning in memristors, which causes large current being pulled when the number of synapses is large. Dynamic biasing based on dualmode operation kept neuron very low power with only baseline current in integration mode, and extra current for output driving in firing mode.

*V*pre2 by the two synapses, and yielded *V*mem. Post-synaptic spikes  $V_{\text{post}}$  were generated once  $V_{\text{mem}}$  ran across a  $V_{\text{thr}}$  = 0.3V. All spikes were set with the same parameters:  $V_a^+$  = 140mV,  $V_a$  = 30mV,  $tail$  + 1 µs and  $tail$  = 3µs. The bottom panel of Fig.7 shows long-term potentiation (LTP) and longterm depression (LTD) of memristor synapses when postsynaptic spikes overlapped with the latest pre-synaptic spikes. Quantitatively, a post/pre-synaptic spike pair with  $1\mu s$  arriving time difference  $\Delta T$  resulted in a 0.2 $\mu$ S conductance increase or decrease depending on late or earlier arrival of  $V_{\text{post}}$  relative to  $V_{\text{pre}}$  respectively. It is worth to notice that the shape of the generated STDP spike was designed to be small enough to avoid perturbing memristor, at the same time, be large enough to be able create net potentials across memristor with potential above the programming thresholds of the memristors.

To evaluate the energy-efficiency, the neuron was designed to have a driving capability up to 10,000 memristor synapses each having  $1\text{M}\Omega$  resistance, which yields a  $100\Omega$ equivalent resistive load. Fig. 8 shows the neuron consumed 13 $\mu$ A baseline current in integration mode. When firing, the dynamically biased output stage consumed around 56µA current for driving, and passed the other current to memristor synapses: 1.4mA peak current for 10,000 memristor synapses to sustain the spike voltage amplitude of 140mV. The current sunk by the synapses simply follows Ohm's law due to the nature of memristor synapses as resistive-type load. Insufficient current supplied to memristors will cause lower spike voltage amplitude that may consequently lead to failure of STDP learning. Here, the widely used energyefficiency merit for silicon neuron, *pJ/spike/synapse*, is not effective. Instead, the power efficiency  $\eta$  during the maximum driving condition (at equivalent resistive load) should be used

$$
\eta = \frac{I_{\text{mr}}}{I_{\text{mr}} + I_{\text{IFN}}}
$$

where  $I_{\text{mr}}$  is the current consumed by memristors and  $I_{\text{IFN}}$  is the current consumed by silicon neuron. Our simulation demonstrated  $\eta = 97\%$  at 100 $\Omega$  for the selected memristor, and the baseline power consumption of  $22\mu$ W with a 1.8V

power supply voltage, which means the CMOS neuron transferred most of the energy to memristors; while itself consumed only 3% of the energy efficiently to drive such a large number of synapses.

Finally, Table I shows the comparison results with the related works. It should be noted that most of previous silicon neuron designs don't accommodate two-terminal memristor, and therefore, it is inapplicable to compare the figures directly. While the best comparable works are the neurons reported in [2], [25]–[27], but unfortunately, they don't report the crucial power figures.

	This Work	$[25][27]$	$2$   $26$	[10][21][22]
Memristor Compatible	$\times$	$\times$	$\times$	No
Fixed $V_{refr}$ for Synapses	$\times$	$\times$	$\times$	
Current Summing Node	$\times$	$\times$	$\times$	
STDP-Compatible Pulse	$\times$	$\times$	$\times$	
Dynamic Powering	$\times$	N <sub>0</sub>	No	
<b>Baseline Power</b>	$22\mu W$	N/A <sup>1</sup>	N/A <sup>1</sup>	$\text{VarV}^2$
Large Driving Current	$\times$	N <sub>0</sub>	No	
Large Driving Efficiency	97%	N/A <sup>1</sup>	N/A <sup>1</sup>	

TABLE I. COMPARASION TABLE

1. The figure is not reported.

2. Inapplicable to compare.

#### IV. DISCUSSION

The described CMOS spiking neuron architecture is generalized for memristor synapses. By selecting appropriate CMOS technology, online STDP learning can be achieved with memristors reported in [29], [30], [32]–[34]. However, the memristor in [31], with its  $V_p = 1.5V$  and  $V_n = 0.5V$ , has difficulties to fit into this architecture because the STDP pulse can produce both LTP and LTD while not disturbing memristor otherwise, doesn't exist. In other words, for generalized STDP learning, assuming pre- and post-synaptic spike are symmetric, needs a memristor synapse that has  $|V_p$ - $|V_n|$  < min( $V_p$ ,  $V_n$ ).

In terms of energy-efficiency, an optimized design is the one with driving capability tailored according to desired application. For instance, widely used MNIST pattern recognition with single-layer perceptron needs 784 synaptic connections to each decision neuron, thus the average resistive loading of these 784 synapses should be evaluated in both training and testing scenarios. Then the neuron driving capability is selected to sustain the least spike voltage amplitudes on the lowest equivalent resistive load while achieving the highest power efficiency. In another case, e.g.  $480 \times 640$  imaging patterns, a neuron with huge driving capability for 30,720 synapses may be required or alternative learning solution to cut the synaptic connections to a neuron is needed.

#### V. CONCLUSION

This paper described a concise and yet elegant novel CMOS spiking integrate-and-fire neuron circuit for brainlike neuromorphic computing systems. The main strengths lie in its capability of driving a large number of memristor synapses, enabling online STDP learning and optimized energy-efficiency. Simulation results verified its

functionality, shown up to 97% power efficiency when driving STDP learning in 10,000 memristor synapses with a nominal  $1\text{M}\Omega$  memristance, and the worst baseline power consumptions of  $22\mu$ W for integration and  $112\mu$ W for firing.

#### VI. ACKNOWLEDGMENT

This work was supported in part by the National Science Foundation under the grant CCF-1320987.

#### **REFERENCES**

[1] T. Chang, Y. Yang, and W. Lu, "Building Neuromorphic Circuits with Memristive Devices," *IEEE Circuits and Systems Magazine*, vol. 13, no. 2, pp. 56–73, 2013.

[2] T. Serrano-Gotarredona, "A proposal for hybrid memristor-CMOS spiking neuromorphic learning systems," *IEEE Circuits and Systems Magazine*, vol. 13, no. 2, pp. 74–88, 2013.

[3] G. Indiveri, B. Linares-Barranco, R. Legenstein, G. Deligeorgis, and T. Prodromakis, "Integration of nanoscale memristor synapses in neuromorphic computing architectures," in *Nanotechnology*, 2013, vol. 24, no. 38, p. 384010.

[4] C. Zamarreño-Ramos, L. A. Camuñas-Mesa, J. A. Pérez-Carrasco, T. Masquelier, T. Serrano-Gotarredona, and B. Linares-Barranco, "On spiketiming-dependent-plasticity, memristive devices, and building a selflearning visual cortex," *Frontiers in Neuroscience*, vol. 5, no. March, p. 26, Jan. 2011.

[5] D. Querlioz, W. Zhao, and P. Dollfus, "Bioinspired networks with nanoscale memristive devices that combine the unsupervised and supervised learning approaches," in *International Symposium on Nanoscale Architectures (NANOARCH)*, 2012, pp. 203–210.

[6] O. Bichler, M. Suri, D. Querlioz, D. Vuillaume, B. DeSalvo, and C. Gamrat, "Visual Pattern Extraction Using Energy-Efficient '2-PCM Synapse' Neuromorphic Architecture," *IEEE Transactions on Electron Devices*, vol. 59, no. 8, pp. 2206–2214, Aug. 2012.

[7] Y. Kim, Y. Zhang, and P. Li, "A digital neuromorphic VLSI architecture with memristor crossbar synaptic array for machine learning," in *SOC Conference*, 2012, pp. 328–333.

[8] B. Liu, Y. Chen, B. Wysocki, and T. Huang, "Reconfigurable Neuromorphic Computing System with Memristor-Based Synapse Design," *Neural Processing Letters*, Aug. 2013.

[9] F. Alibart, E. Zamanidoost, and D. B. Strukov, "Pattern classification by memristive crossbar circuits using ex situ and in situ training," *Nature Communications*, vol. 4, no. May, p. 2072, Jan. 2013.

[10] J. M. Cruz-Albrecht, T. Derosier, and N. Srinivasa, "A scalable neural chip with synaptic electronics using CMOS integrated memristors.," *Nanotechnology*, vol. 24, no. 38, p. 384011, Sep. 2013.

[11] M. Payvand, J. Rofeh, A. Sodhi, and L. Theogarajan, "A CMOSmemristive self-learning neural network for pattern classification applications," in *International Symposium on Nanoscale Architectures (NANOARCH)*, 2014, no. 1, pp. 92–97.

[12] M. Hu, H. Li, Y. Chen, Q. Wu, G. G. S. Rose, and R. R. W. Linderman, "Memristor Crossbar-Based Neuromorphic Computing System: A Case Study," *IEEE Transaction on Neural Networks and Learning Systems*, vol. 25, no. 99, pp. 1–1, Oct. 2014.

[13] S. Eryilmaz and D. Kuzum, "Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array," *Frontiers in Neuroscience*, vol. 8, p. 205, Jan. 2014.

[14] P. Sheridan, W. Ma, and W. Lu, "Pattern Recognition with Memristor Networks," in *International Symposium on Circuits and Systems (ISCAS)*, 2014, pp. 1078–1081.

[15] A. Sheri, H. Hwang, M. Jeon, and B. Lee, "Neuromorphic character recognition system with two PCMO-Memristors as a synapse," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 6, pp. 2933–2941, 2014. [16] D. Chabi, Z. Wang, W. Zhao, and J.-O. Klein, "On-chip supervised learning rule for ultra high density neural crossbar using memristor for synapse and neuron," in *International Symposium on Nanoscale Architectures (NANOARCH)*, 2014, pp. 7–12.

[17] S. Yu, "Orientation Classification by a Winner-Take-All Network with Oxide RRAM based Synaptic Devices," in *International Symposium on Circuits and Systems (ISCAS)*, 2014, pp. 1058–1061.

[18] M. Chu, B. Kim, S. Park, H. Hwang, M.-G. Jeon, B. H. Lee, and B.- G. Lee, "Neuromorphic Hardware System for Visual Pattern Recognition with Memristor Array and CMOS Neuron," *IEEE Transactions on Industrial Electronics*, vol. 0046, no. c, pp. 1–1, 2014.

[19] J. a. Starzyk, "Memristor Crossbar Architecture for Synchronous Neural Networks," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 61, no. 8, pp. 2390–2401, Aug. 2014.

[20] K. Moon, S. Park, J. Jang, D. Lee, J. Woo, E. Cha, S. Lee, J. Park, J. Song, Y. Koo, and H. Hwang, "Hardware implementation of associative memory characteristics with analogue-type resistive-switching device,' *Nanotechnology*, vol. 25, no. 49, p. 495204, 2014.

[21] G. Indiveri, R. Etienne-Cummings, J. Schemmel, G. Cauwenberghs, J. Arthur, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, K. Boahen, B. Linares-Barranco, T. J. Hamilton, A. van Schaik, R. Etienne-Cummings, T. Delbruck, S.-C. Liu, P. Dudek, P. Häfliger, S. Renaud, J. Schemmel, G. Cauwenberghs, J. Arthur, K. Hynna, F. Folowosele, S. Saighi, T. Serrano-Gotarredona, J. Wijekoon, Y. Wang, and K. Boahen, "Neuromorphic silicon neuron circuits," *Frontiers in Neuroscience*, vol. 5, no. 5, p. 73, Jan. 2011.

[22] R. Wang, T. J. Hamilton, J. Tapson, A. Van Schaik, and G. Dp, "A generalised conductance-based silicon neuron for large-scale spiking neural networks," in *International Symposium on Circuits and Systems (ISCAS)*, 2014, pp. 1564–1567.

[23] A. Joubert, B. Belhadj, and R. Heliot, "A robust and compact 65 nm LIF analog neuron for computational purposes," in *International New Circuits and systems conference (NEWCAS)*, 2011, pp. 9–12.

[24] S. Millner, A. Grübl, K. Meier, J. Schemmel, and M. Schwartz, "A VLSI Implementation of the Adaptive Exponential Integrate-and-Fire Neuron Model.," in *Advances in Neural Information Processing Systems*, 2010, pp. 1–9.

[25] T. Serrano-Gotarredona and B. Linares-Barranco, "Design of adaptive nano/CMOS neural architectures," in *IEEE International Conference on Electronics, Circuits, and Systems (ICECS)*, 2012, pp. 949– 952.

[26] G. Lecerf and J. Tomas, "Silicon Neuron dedicated to Memristive Spiking Neural Networks," in *International Symposium on Circuits and Systems (ISCAS)*, 2014, pp. 1568–1571.

[27] G. Lecerf, J. Tomas, and S. Saighi, "Excitatory and Inhibitory Memristive Synapses for Spiking Neural Networks," in *International Symposium on Circuits and Systems (ISCAS)*, 2013, pp. 1616–1619.

[28] C. Yakopcic, "Generalized Memristive Device SPICE Model and its Application in Circuit Design," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2013, vol. 32, no. 8, pp. 1201– 1214.

[29] J. Yang, M. Pickett, and X. Li, "Memristive switching mechanism for metal/oxide/metal nanodevices," *Nature*, 2008.

[30] G. Snider, "Cortical computing with memristive nanodevices," *SciDAC Review*, pp. 58–65, 2008.

[31] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, and W. Lu, "Nanoscale memristor device as synapse in neuromorphic systems.," *Nano Letters*, vol. 10, no. 4, pp. 1297–301, Apr. 2010.

[32] A. Oblea, A. Timilsina, D. Moore, and K. Campbell, "Silver chalcogenide based memristor devices," in *International Joint Conference on Neural Networks (IJCNN)*, 2010, vol. 3, pp. 4–6.

[33] F. Miao, J. Strachan, and J. Yang, "Anatomy of a Nanoscale Conduction Channel Reveals the Mechanism of a High -Performance Conduction Channel Reveals the Mechanism of a High

Memristor," *Advanced Materials*, vol. 23, no. 47, pp. 5633–5640, 2011.

[34] S. Jo and W. Lu, "CMOS compatible nanoscale nonvolatile resistance switching memory," *Nano Letters*, vol. 8, no. 2, pp. 392–397, 2008.